Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when i simulate the gain of a single voltage erramp, the two input bias voltages are different,just as 2V&2.045V.
Is the difference of the voltages(0.045V) the offset voltage ?
Make the latch is short with the clock enable.
measure the difference voltage of the two ports of output.
Because the comparator is configured unit gain when the clock enable, so the difference voltage is the offset .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
