Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to simulate sensitivity in a frequancy divider

Status
Not open for further replies.

fiq

Newbie level 2
Newbie level 2
Joined
Mar 3, 2005
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
I designed a frequcy divider circuit,how can i get the sensitivity of it,that is mininum input vs frequency,how can i get it?
there is another problem,how can i know the bias voltage of the clock input node.
someone said by simulation,but I can.t understand.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top