Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate PLL phase noise in Simulink with basic blocks?

Status
Not open for further replies.
torbai

torbai

Member level 3
Member level 3
Joined
Nov 15, 2011
Messages
67
Helped
15
Reputation
30
Reaction score
13
Trophy points
1,288
Location
Harbin,China
Activity points
1,744
I have trouble simulating PLL phase noise with Simulink. It is not a problem for me to build PLL model in time or s domains from scratch, but I have no idea how to simulate the phase noise (and jitter) in Simulink.

Could you please help me if you know how to do it?
 

Use white noise block and an adder ?

1607095456727.png



Regards, Dana.
 

Attachments

  • 1607095365616.png
    1607095365616.png
    22.9 KB · Views: 139

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top