Non AMP

how to simulate open core project in xilinx 14.7

Thread starter Izhar Ahmed
Start date Jan 15, 2014

Status: Not open for further replies.

Jan 15, 2014

#1

I

Izhar Ahmed

Newbie level 5

how to simulate open core project in xilinx 14.7

Jan 16, 2014

#2

H

harerama

Member level 4

check read me file in project

May 13, 2014

#3

I

Izhar Ahmed

Newbie level 5

thanks for reply

- - - Updated - - -

i did understand which read me file and
i want to simulate opencore project in Xilinx 14.7 web pack

Status: Not open for further replies.

Similar threads

J
[SOLVED] How to simulate a SRAM from MC2?
- Started by Jordon
- Apr 3, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
C
How to declare a define of verilog in design compiler?
- Started by coshy
- Thursday at 11:28 AM
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
H
Seeking Recommendation for a Complete Chip Design Project to Study and Reference
- Started by helloo
- Oct 8, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
Z
Open Synthesized Design in Genus
- Started by zharfandish
- Jan 17, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
A
How to read .sdf or .db file to TetraMax for Slack-based trantision fault ATPG
- Started by Aisiki
- Nov 15, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)