sudeep_
Member level 1
- Joined
- Jul 31, 2013
- Messages
- 40
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 6
- Activity points
- 261
Hi,
First time I am trying to compile and simulate a simple VHDL file in Virutoso ADE.
Initially I created a symbol and then updated VHDL file, compiled and generated the entity, behav of the vdhl file. Then added this symbol in a testbench, applied analog sources (VDC- 0 or 1) as inputs to the module. The simulator does not run this code.
As I studied the config required. Are files like cds.lib , hdl.var, setup.loc ..etc required in the ADE spectre simulator. Could you tell me the procedure for this, I dont want use NC-VHDL simulator.
Thank you,,
First time I am trying to compile and simulate a simple VHDL file in Virutoso ADE.
Initially I created a symbol and then updated VHDL file, compiled and generated the entity, behav of the vdhl file. Then added this symbol in a testbench, applied analog sources (VDC- 0 or 1) as inputs to the module. The simulator does not run this code.
As I studied the config required. Are files like cds.lib , hdl.var, setup.loc ..etc required in the ADE spectre simulator. Could you tell me the procedure for this, I dont want use NC-VHDL simulator.
Thank you,,