Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to sim the phase noise of VCO with /2 circuit???

Status
Not open for further replies.

gggould

Member level 3
Member level 3
Joined
Apr 10, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
532
Hi all,

I am designing a 2GHz VCO with /2 circuit.
Now I can use spectre to simulate the phase noise at 2GHz VCO output.
But can anyone tell me what is the correct setting to simulate the phase noise at the /2 circuit, which should be 1GHz ???
How about if I replace the /2 circuit with a *2 circuit??

Thanks very much,

gggould
 

Is there any difficulties?
 

Theoretically the SSB phase noise level will DECREASE by 20*logN through a frequency divider. In your case the phase noise performance of your 2 GHz VCO will DECREASE by 20*log2 = 6 dB. But only down to the noise floor level of the /2 device itself. Usually at -140 dBc/Hz or so, consult the data sheet of your /2 divider.

If you instead put a frequency doubler after your VCO, the SSB phase noise level will INCREASE by 20*log2 = 6 dB.

It's very important to understand these mechanisms BEFORE putting it all into the computer...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top