how to set the bandwidth of pll ?

Status
Not open for further replies.

xihuwang

Member level 2
Joined
Oct 23, 2007
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,595
Hi :
To decrease the switch noise, the bandwidth must be set less than
1/20 of reference clock .
I want to know , for a PLL for clock generate with ref clk frequeny of 8M and output frequency 8*16M , is it okey to set unit bandwidth (8/20)M or more less ?
 

This is just the upper limit for the BW (I would use 1/10 rather)., but the BW is set either by phase noise optimization or lock time optimization.
BW for phase noise optimization is set at the frequency where the contribution from the VCO balances the contribution from the PFD-CP, dividers and the reference.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…