Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to reduce the ringing that occur in the PI analysis using the package.

Status
Not open for further replies.
S

savithad

Newbie level 1
Newbie level 1
Joined
Feb 1, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
How to reduce the ringing that occur in the PI analysis using the package. How to reduce the presim time ?
In the IVD report what does it mean if max_vss_tw is of negative value.
1080.12 334.44 0.7756 0.8097 0.7756 0.7750 0.8104 0.8001 -0.0418 VDD
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top