Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to reduce the quiescent current of the output stage?

Status
Not open for further replies.

ttnknathan

Newbie level 4
Newbie level 4
Joined
Apr 15, 2005
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,349
in this fugure,if the output stage drives a low value resistance,so the scale of pmos and nmos is very big.But big scale of mos transistor deduces big quiescent.how to reduce it?Optimizing the ratio of the scale of the nmos and pmos? Or modifying the scale of M21 and M24 ?Maybe someone can suggest me another circuit to control the quiescent current?
thanks
 

Your circuit is biased in saturation region,so this bias (quiescent ) cuurrent is necessary.

Can you modify your output stage or OPA structure in your application ?
 

Well you seem to have a class AB configuration at the output stage. Hence the current requirement will actually depend on the load you are driving, which I guess is fixed. So, there is nothing much you can do about it. The CLASS AB buffers need to have the size to provide the amount of quiscient current
 

check this paper out
zero point to download
 

Thanks to Tranlee and Vamsi Mocherla.You are right! In order to drive low resistance,so the scale is very big!But the bigger is ,the better the performance!I think the scale is adjustive! So,I wonder that I may optimize the ratio between the scale of the two output transistors!(I think this is the key pont,for the sttucture is decided) By the way,in this case ,the gate vovltage of the two is campatible with their threshold and just to be sure of the low current!
There I hesistate that if I modify M21 and M24 to reduce the gate voltage of the output transistor, the current in the output satge will be handreds uA,the full stability will not be guaranteed especial for the technical corner!
Thanks to dumbfrog, in this figure,M21 and M24 are just for the current control.In such case ,the Mos's must be in saturation regime!I think in this case the gate voltage of the output transistors is limited if low current is needed!

Thanks to all!
If I don't alter the structure,So,how to optimize it?
 

another method is close this output stage when no
input signal , but you should reduce output stage when Turn_on "noise" -> if use in earphone Amp .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top