Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to reduce glitch of s/h circuit?

Status
Not open for further replies.
reduce the charge injuection and clock feedback
 

In a S/H what you usualy must ensure is that the output voltage gets sufficiently near the ideal value. The way it "gets there" is not very important.
 

Different s/h circuits, have different way to reducing glitch.as to switch cap s/h circuit, charge injection and clock feedthrough are considered.also opa must have large DC gain.
 

dummy switch and source follwer
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top