Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to phase-lock a 4 MHz clock with a 1 Hz signal?

Status
Not open for further replies.

mbeffa

Newbie level 5
Newbie level 5
Joined
Mar 31, 2010
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
California
Activity points
1,339
1 HZ PLL

Anybody knows how to phase-lock a 4 MHz clock with a 1 Hz signal?
Very low jitter is required.
 

1 HZ PLL

Hi,
did you checked pls other topics too?


K.
 

Re: 1 HZ PLL

You will not be able to clean up any jitter on a 4 MHz oscillator by locking it to a 1 Hz reference. That is just not how things work! The reason is that you will have a very narrowband PLL, AND you will have a huge transport lag in your 4 million divider chain. You will get whatever jitter the free-running 4 MHz oscillator has, so you had better pick a good quality 4 MHz crystal VCO.

Rich
 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top