Non AMP

How to perform a Gate level Simulation-post synthesis verification?

Thread starter kck_246023
Start date Oct 31, 2013

Status: Not open for further replies.

Oct 31, 2013

#1

K

kck_246023

Junior Member level 1

how to perform GLS in synopsys?

what r the requriments for GLS?

Status: Not open for further replies.

Similar threads

Y
Gate level logic simulation
- Started by Yuya_O
- Sep 12, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
Gate level Simulation
- Started by amansingh2704
- Mar 3, 2024
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] How to resolve Timing Violation in back annotation with post gate level simulation?
- Started by coshy
- Dec 27, 2023
- Replies: 15
ASIC Design Methodologies and Tools (Digital)
Gate level simulation
- Started by amansingh2704
- Jan 15, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)
C
[SOLVED] Where is peak power on Dhrystone Gate Level Simulation?
- Started by coshy
- Mar 7, 2024
- Replies: 0
ASIC Design Methodologies and Tools (Digital)