How to minimize clock power in ASIC based designs

a_shirwaikar · May 19, 2011

hey,
does anyone have any good links or ideas on how to minimize clock power specifically in ASIC based designs?

ckshivaram · May 19, 2011

Re: minimize clock power

see this
http://csg.csail.mit.edu/6.375/6_375_2007_www/handouts/lectures/L12-Clock-and-Power.ppt
ARM Information Center
http://www.cse.psu.edu/~mji/asic/tutorial-clock.pdf
**broken link removed**

Privacy & Transparency