Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to make maximum PP output swing>3v when vdd=5v, vss=0

Status
Not open for further replies.
Y

yzzrlzc

Newbie level 4
Newbie level 4
Joined
Dec 12, 2009
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,319
i am working on my analog course project.
our teacher want us to design a chip with a gain equals to 3
and have some requirements
(1) Vdd=5v
(2) Vss=0v
(3) have two input signal pins
(4) have one analog output pin
(5) bandwidth>12MHz
(6) CMRR>120dB
(7) Maximum PP output swing>3v
my design is a simple differential amplifier with active load.
but its hard for me to get a Vpp over 3v.
can someone tell me how to improve the Vpp?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top