Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to make a 3GIO PHY design ???

Status
Not open for further replies.

andy2000a

Advanced Member level 2
Advanced Member level 2
Joined
Jul 18, 2001
Messages
597
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
5,298
as I know , Serial-ATA is 1.5Gbits ..
and someone told me , use 750MHz PLL (both edge) for receive it ..
but another people told me use 3GHz PLL for locking 1.5G data

which architerture is correctly ??
how about 3G-IO design ??
 

surely the both arch is right , the 750M's need multi phase (dll) for cdr.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top