how to limit a glitch voltage...look at the attachment .. suppose the FET switches are switched on and off properly and their on resistances are very small, how to calculate the minimum value of the decoupling capacitor C1, which will limit the glitch voltage on power supply line to 150m.V Also assume that the high frequency impedance of the power supply line is infinite
Can be reduced to a simple capacitance ratio problem, I think. Transistor capacitances that are probably larger than assumed load capacitance have to be considered, too.
Beside being unrealistic, infinite series inductance would involve infinite supply settling time.
Can be reduced to a simple capacitance ratio problem, I think. Transistor capacitances that are probably larger than assumed load capacitance have to be considered, too.
Beside being unrealistic, infinite series inductance would involve infinite supply settling time.
If the inductive in the supply line is infinitive the capacitor must supply all the switching current your need on the outputs to charge the output capacitance (plus switching current flowing through M1 and M2 during transition). The decoupling capacotor as also a resistor( ESR) which defines then the voltage drop together with the e-function of the capacitor discharge.
If the inductive in the supply line is infinitive the capacitor must supply all the switching current your need on the outputs to charge the output capacitance (plus switching current flowing through M1 and M2 during transition). The decoupling capacotor as also a resistor( ESR) which defines then the voltage drop together with the e-function of the capacitor discharge.