Non AMP

How to interface negative ECL to the Virtex using LVDS?

Thread starter voho
Start date Feb 26, 2004

Status: Not open for further replies.

Feb 26, 2004

#1

V

voho

Full Member level 2

virtex ECL or LVDS

Hi

I need to interface negative ECL to the Virtex, preferably using LVDS for best stability ;-) Any ideas

Thank's :roll:

Feb 26, 2004

#2

pisoiu

Advanced Member level 3

Re: virtex ECL or LVDS

Hi,
Follow this: https://www.onsemi.com/site/support/literature/list/0,4456,appsnotes_273,00.html , see an1568d.

Status: Not open for further replies.

Similar threads

A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
Y
interfacing between Customized AXILITE master block to DDR3 using Microblaze
- Started by yayasinjab
- Jun 20, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
D
How to retrieve data on equipment running ISP LSI 1048E
- Started by Ducatidragon916
- Jul 18, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to store Coco training data set in Pynqz2 board
- Started by hudda
- May 25, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design