Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: how to interface 128k parallel ram using 16 address line
As 16 address lines can only address 64kB of memory .. A0-A15 .. you can use any other microcontroller's pin as A16 ..
In other words, before you attempt to read/write memory cells of the upper/lower 64kB bank set/clear that bit ..
For example, in 8051-40-pin-derivative you can use AD0-AD7 as A0-A7, P2-port as A8-A15 and P1.0 as A16, P1.1 as A17, P1.2 as A18, P1.3 as A19, .. and so on ..
In this way you are not limited to 64kB memories ..
Re: how to interface 128k parallel ram using 16 address line
Please be sure NOT to load this RAM with code then try to run it from the RAM chip, as u will not be able to synchronize your Additional bits (page address) setup to the change of the Program Counter register.
This technique is only valid if u need to store some program data into this RAM.
Re: how to interface 128k parallel ram using 16 address line
I think there's something missing in the above graph as it did nit mention the IO/M control line. Thus, how to knot this address is directed to a memory or I/O port?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.