Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to increase the slew rate with source degeneration?

Status
Not open for further replies.

wholx

Member level 4
Member level 4
Joined
Apr 20, 2005
Messages
76
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
2,050
can someone explain how a source degeneration config works for increasing the SR?

if the circuit is composed of a differential pair followed by a common source amp then an output stage. a compensation capa is applied by connecting the Gate and Drain of the CS transistor. so the SR could be calculated as

SR = Vdsat(diff)*Wp2

where Wp2 is the sencond pole of the circuit.

in this case, how to use the source degeneration in the differential pair to increase the SR?
 

In the source config, the output impedence is 1/gm, which is really small resistance. So it can generate larger output current to increase SR
 

Are you sure by using the source degeneration in differential stage could increase SR? I think by increasing the second stage bias current, you could increase SR.
 

You can increase tail current because SR=I/C.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top