How to include header file in VHDL module

Status
Not open for further replies.
R

raghava

Member level 2
Joined
Jul 31, 2008
Messages
51
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Activity points
1,870
Hi all,


Could you tell me how to include a header (.h) file in VHDL.
In verilog we does like this.

entity X
end entity;

`include "rtl/def_HarrisCorner.h"

How it will achieved in VHDL module. And where exactly it will be done the VHDL file.
Any help is appreciated.

Regards
 

There's no header file option in VHDL. To make project wide assignments of constants and define types or functions, you can use a package.

All packages are compiled to the library work by default.

Code: 
package DEFS is
  CONSTANT MAJOR_VERSION: INTEGER := 0;
  CONSTANT MINOR_VERSION: INTEGER := 22;
  CONSTANT MAXREG: integer := 52;
  TYPE REGS_TYPE is array (0 to MAXREG) of STD_LOGIC_VECTOR(15 downto 0);
  FUNCTION opndrn(inp: std_logic) return std_logic;
end package DEFS;

package body DEFS is
FUNCTION opndrn(inp: std_logic) return std_logic IS
 begin
    CASE INP is
      WHEN '0' => return '0';
      WHEN OTHERS => return 'Z';
    END CASE;	
 end;
end package body DEFS;
to include the package in a compilation unit
Code: 
LIBRARY work;
USE work.defs.all;
As an interesting feature, the types defined in a package can be referenced in an entity port definition.
 

    R

    raghava

    Points: 2
    Helpful Answer Positive Rating
Hi,

Thanks for answer. Its working!

Regards,
 

Hi all,


Thanks for your responses.

Added after 1 hours 13 minutes:

Hi all,

If there are more no of constants in def file, can I keep them in seperate file and include. If so how???

Anybody could help me.

Regards
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…