Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to improve this APR after Synthesis using Synopsys DC

Status
Not open for further replies.
R

realtek

Member level 5
Member level 5
Joined
Mar 15, 2004
Messages
89
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
870
DC ??

APR after Synthesis using Synposys DC
fine one path after some inverter(with 25 loading ) max delay is 7ns (normal is <1ns)
what command or parameter can improve this?
 

DC ??

ARP?? do you mean APR?
some invertersome inverter << I don't understand what's that

Just a guess.. You might got into big loading problem, long wire and large fanouts. Buffer insertion and buffer tree might help you...you can fix it in dc or backend tools. What's the processing technology you are using?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top