Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to improve the speed of demultiplexer? tks

Status
Not open for further replies.

ring119

Newbie level 4
Newbie level 4
Joined
Jan 13, 2008
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
Hi, everyone, i'm designing a 1:8 demultiplexer using CMOS 65nm technology. It works properly @ 2.5GHz, but fails @ 5GHz or even higher frequency. Can anyone tell me how to improve the speed of demultiplexer? Thanks in advance.

The schematic is used as attached. The transistor width i used is small, around 2-3um.
 

Hi,

Your problem comes from the fact that the AND4 introduce a big delay. In order to reduce it try to use many AND2 gates instead of only one AND4.

Another solution: You can use 1:2 demux to built your 1:8 Demux.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top