Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to improve speed if I use logic cells in a design?

Status
Not open for further replies.
E

E-goe

Member level 5
Member level 5
Joined
Jan 10, 2003
Messages
84
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
715
If I am using logic cells in a design and when I simulate the performance of this design and I don't meet spec what can I do to improve the speed?

For example when using typical DFF architecture, are there any other DFF architectures which can be clocked at a higher speed?

Any papers ?

Greetz Egoe
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top