Hi,
I'm building a utility, which is nothing but a fast, crude synth tool in TCL language. The main aim is to find out flop pairs on clk-domian boundries. Besides, it may provide ino such as Number of flops, max combi logic level, etc per entity basis. This utility will b applicable to Design files only, and not TB files.
For this, i need to read and understand VHDL file. Currently I'm using TCL searching methods to get identifiers like IF-THEN-ENDIF, etc. But is there any VHDL grammer available readymade, for TCL.
I know, such grammer is available for lex-yacc, but I want to stick to TCL. Any info in this direction will b appreciated...
-asjoshi.