Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to implement flip-flop in integrated circuit

Status
Not open for further replies.

kickbeer

Full Member level 3
Full Member level 3
Joined
Nov 7, 2008
Messages
162
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,356
hi,

does anyone know how the circuit look like for a flip-flop?
 

Look at
**broken link removed**
they show SR, JK, D, T, edge triggered etc, in both NAND and NOR logic.
 

    kickbeer

    Points: 2
    Helpful Answer Positive Rating
jesseyu1984918 said:
just using two back to back NOR gate

If we implement NOR gate in CMOS technology howit would look like?[/quote]
 

i mean..how it would look like in CMOS level??
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top