How to handle "Range must be bounded by constant expressions" error in Verilog or ?

Status
Not open for further replies.
K

kbkdec15

Junior Member level 1
Joined
May 27, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,397
How to handle "Range must be bounded by constant expressions" error in Verilog/SV??

i have gone through various forms and articles . i am not getting proper solution . please help me ?
 

Re: How to handle "Range must be bounded by constant expressions" error in Verilog o

You missed to post the problem.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…