Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to get a collection of all lib_cells used in design?

Status
Not open for further replies.

xchuang

Newbie level 4
Newbie level 4
Joined
Apr 23, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,309
my design is a hierarchy design included many ips , how to get a collection of all lib_cells used in design?
 

first run the link or link -force

Analyze for linking errors.If you do not have any, then report list_libs command get all the libs loaded in the design.

Or
set ofile [open refs.txt w]
foreach_in_collection cell [get_cells -all] {
set ref [get_attr $cell ref_name]
puts $ofile $ref
}
close $ofile

exec sort -u refs.txt > ref.txt
exec mv ref.txt refs.txt
 

thank u very much, i get another method to fix it ,
report_hierarchy , this cmd will list all the lib_cells used in design
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top