Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate a synchronized ENABLE signal with a CLOCK, practically?

Status
Not open for further replies.

AMM_77

Newbie level 2
Newbie level 2
Joined
Mar 24, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,312
Hi,

I'm testing an ASIC, whose one of its input signals is the ENABLE.

The requirements for this ENABLE are:


1. Goes "High" only for the 1st CLOCK period, and goes "Low" for the rest of the time.

2. This has to be synchronized with the CLOCK (meaning: in the 1st CLOCK period, as descibed above).


I tried to use a signal generator with "burst" function. Unfortunately, it does not cater for synchronization with CLOCK.


If there is an laternative of building external circuitry for this task.... (e.g.: using 555 timer, JK FF, ... etc.), then:


* What is the best/easiest way to do it?

* How? [details please, with connection diagram if possible]


Thanks in advance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top