How to generate a square wave in a analog PLL simulation with verilog-AMS?

Status
Not open for further replies.

ruwan2

Member level 5
Joined
Nov 29, 2011
Messages
90
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
2,141
Hi,

There is a PLL verilog-AMS model. Now it works in the simulation with sine input signal, i.e. the output sine phase tracking input signal source phase. I would like to see what output will be for a square wave input. I know that a large magnitude sine wave passing a limiter will be a square wave. Yes, I can code it with several line code. Are there other ways for the requirement? I would like to know some easier ways may be out there.


Thanks,
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…