sitesh
Newbie level 1
I want to know about how to write verilog code to generate a pulse from one clock domain to another clock domain.
1. First is operating at 50MHZ frequency.
2. Second is operating at 100MHZ frequency.
1. First is operating at 50MHZ frequency.
2. Second is operating at 100MHZ frequency.