Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to generate 8 Khz sync pulse with one clock high

Thread starter akshay.dhanawade
Start date Aug 12, 2010

Status: Not open for further replies.

Aug 12, 2010

#1

A

akshay.dhanawade

Newbie level 3

Newbie level 3

FPGA

plz tel me how to generate 8 Khz sync pulse with one clock high

Aug 12, 2010

#2

vipinlal

Full Member level 6

Full Member level 6

Give some more details of you expect some help from here.

Aug 13, 2010

#3

K

kalaiyarasan

Member level 1

Member level 1

IF U want to generate from 2MHz clock use a counter of 256 counts

Status: Not open for further replies.

Similar threads

B
[SOLVED] Writing a verilog code to generate a single pulse?
- Started by BALU@FPGA
- Jul 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Generate random number in range using LFSR
- Started by neanton28
- Oct 27, 2024
- Replies: 40
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which one should I learn today? Verilog or Systemverilog?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Clock through fpga or not
- Started by neanton28
- Aug 16, 2024
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
Counter output not synchronized to clk
- Started by neanton28
- Jul 21, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top