Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to find the problem and fix the problem regarding of weird post layout simulation.

Status
Not open for further replies.
A

Awalluddin

Newbie level 5
Newbie level 5
Joined
Nov 13, 2021
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
118
Hello everyone, currently I am designing a 2-1 multiplexer using Synopsys custom compiler. As the title suggest I stuck with the post layout simulation. All the DRC, LVS pass so there is no problem regarding with wrong connection. Could you guys explain to me what I did wrong.
296tfZbbnmMCtAs-hLr43S2umKZ0V_873uSZ5KEZFOFMz9KL0z5Wgm8ehW9jahT2JiSGx7yquJYs-orc2QprwAibc6NT_QqdeqEp928pF1a4Dn-sFyQjQVzbZYMvxVPXaF7mE25o


k1E0YSrIaqljFNg_hnmcmfRdUELRzWB91Wk5L98-fDYlAqcTOsy8BOt283ZxH3yYC3w5x7meNEcwoDQikWcdc4ewoYnxHJZUpgPVcgA8uFqWs5fn2JY-TLUcN7GwahULqwuantj5


Haem5HMgNZm72HnWai-YJeHsX8VkgXj1eoKlYINsmt86LFYOztNxLAJyU6fzayM3859o66ryGOjnSw_G_R7Plw6t69UrqqCxS8OrUOOmSxYocKiPbXjKOLVqGoJEN5_nDmKYdvKw



wOR8RAz0GN4LZLQ9OFGRcb00jDQBP-3OvPUisJWHHxoHvPDZIyqDhejHTHWvJYFPA4SgNQv7PltzockJ5WFeNQEZbwDCiuZSBTE-UUvP8LDaftRdCY1bu0WSdAvhwhVxElAznGkr

​
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top