Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to find out whether matching in analog layout

Status
Not open for further replies.

s3034585

Full Member level 4
Full Member level 4
Joined
May 24, 2004
Messages
226
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,087
hanm tama

hi
can anyone tell me how to find whether we have met the matching criteria while designing layout. every analog ckt has some matching required. so we use common centroid and interdigitised methods for designing the layout. now after this how to find that the layout which we have done is meeting the matching requirements or not. how to judge that the matching is not met and we need some further effort to get a gd matching.

Thanks in advance

tama
 

Look through your eyes then do postsimulation.


hanm
 

This is a question that hardly to answer. First, I will check the matching data from Foundry. Next I will check the layout style to be used. after layout, I will check the paracitics by extraction and layout by eyes. Finally, I will check the post-sim results.

Yibin.
 

Can anyone recommend some material about matching in anlaog layout? RF layout will be the best.
 

It is relation to designer. Only the designer know which circuit is important. So the key circuit will be layout carefully.
 

opamp's input ,current source...
 

Layout depends on experience greatly, and you can master some rules of layout from books.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top