how to find delay when no. of clocks used in a device in verilog code

[aashmi jain]

how to calculate the total delay when no. of clocks are used in verilog code and help me out to write the code for 8 bit wallace tree multiplier in verilog