Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
thank u
what do u mean from hercules ...?
what is the steps to layout a MIM capacitor in cadence ?
I did this but I couldn't extract a MIM cap:
1. drawed a metal5 layer
2. a metali
3. metal6 as via for mi
do u know whats wrong ?
I found the reason
and I wana say that here,
cause if someone else had this problem and searched for it , find this
the problem is with the thech file
it dont have any value for m5->mi
u have to add it urself if u want
bye
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.