I'm designing some high speed stuff and somehow deep nwell is required.
but i have no idea about how to estimate the junction cap between the seperated pwell and the nwell.
(for an nmos source follower, the junction cap will introduce addtional paracitic)
cuz i'm using tsmc mixed-mode model, do their RF model include the well junction cap?