Non AMP

[SOLVED] How to draw logic circuit from cadence to QuartiusII?

Thread starter ic_001
Start date Jun 27, 2004

Status: Not open for further replies.

Jun 27, 2004

#1

I

ic_001

Guest

How to draw logic circuit from cadence to QuartiusII?

Thanks!

Status: Not open for further replies.

Similar threads

J
Uart from MicroBlaze to zynq
- Started by JustMet
- Oct 9, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
D
How to retrieve data on equipment running ISP LSI 1048E
- Started by Ducatidragon916
- Jul 18, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design