Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] How to draw logic circuit from cadence to QuartiusII?

Thread starter ic_001
Start date Jun 27, 2004

Status: Not open for further replies.

Jun 27, 2004

#1

I

ic_001

Guest

Newbie level 1

How to draw logic circuit from cadence to QuartiusII?

Thanks!

Status: Not open for further replies.

Similar threads

J
Uart from MicroBlaze to zynq
- Started by JustMet
- Oct 9, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
E
Which software is used today for logic synthesis? Any recommendation?
- Started by electronicslab
- Oct 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
A
[SOLVED] How to test FPGA before soldering it?
- Started by aminpix
- Jul 19, 2024
- Replies: 12
PLD, SPLD, GAL, CPLD, FPGA Design
D
How to retrieve data on equipment running ISP LSI 1048E
- Started by Ducatidragon916
- Jul 18, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top