Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to do post simulation of RCX av_extracted view Layout

Status
Not open for further replies.

girih192002

Full Member level 2
Full Member level 2
Joined
Aug 4, 2007
Messages
130
Helped
19
Reputation
38
Reaction score
11
Trophy points
1,298
Location
India
Activity points
2,116
Hi Guys,
I did RCX extraction of my design and i have generated av_extracted view of layout and i can see parasitic Resistance and Capacitance in that View. I would like to do Post layout simulation of that view.

can any body tell me how to do post layout simulation with av_etxacted view in Analog Design Envirnment (ADE). I read some where on net we can do simulation in this way also. there is no need to use netlist.
 

Re: how to do post simulation of RCX av_extracted view Layou

girih192002 said:
Hi Guys,
I did RCX extraction of my design and i have generated av_extracted view of layout and i can see parasitic Resistance and Capacitance in that View. I would like to do Post layout simulation of that view.

can any body tell me how to do post layout simulation with av_etxacted view in Analog Design Envirnment (ADE). I read some where on net we can do simulation in this way also. there is no need to use netlist.
Perhaps this Cadence tutorial from shashikumar.22's posting on Thu, 14 Jan 2010 11:24 (4.rar) may help you. See at the end, after Design Verification: Post Layout Simulation.
 
Last edited by a moderator:

Re: how to do post simulation of RCX av_extracted view Layou

erikl said:
girih192002 said:
Hi Guys,
I did RCX extraction of my design and i have generated av_extracted view of layout and i can see parasitic Resistance and Capacitance in that View. I would like to do Post layout simulation of that view.

can any body tell me how to do post layout simulation with av_etxacted view in Analog Design Envirnment (ADE). I read some where on net we can do simulation in this way also. there is no need to use netlist.
Perhaps this Cadence tutorial from shashikumar.22's posting on Thu, 14 Jan 2010 11:24 (4.rar) may help you. See at the end, after Design Verification: Post Layout Simulation.

Anyways,
I got know how to do it. Thanks for your reply.
 
Last edited by a moderator:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top