Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
compile your netlist+altera library+delay file
you can find altera library under quartus directory(?)
delay file generated by quartus.
for your reference.
generate .v and .sdf in quartusII. and first compile the library .v file from quartusII , then your .v design netlist, and backannotate .sdf.
simulate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
