Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do high fanout net setup for reset network in DC?

Status
Not open for further replies.

hgby2209

Full Member level 2
Full Member level 2
Joined
Mar 7, 2003
Messages
134
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Activity points
1,105
set_ideal_network

Could anyone tell me how to let reset tree like clock (creat_clock + set_dont_touch_network) which has no any buffer inserted then let back end tool to insert buffer like CTS?

I had done as following, but it's failed.

set_ideal_network [get_pins upads/ureset_pad/D]
set_dont_touch_network [get_pins upads/ureset_pad/D]

Could anyone tell me the correct method?
 

set_ideal_network

maybe you can use "set_ideal_net" instead of "set_ideal_network".
Good luck!
 

reset network, dont_touch

In addition, you should pay attention to the difference between "get_pins" and "get_ports"
 

reset tree buffers

The failed symptom is :
the reset network's attribute is dont_touch & ideal_network, and no buffer, that seems right, but in every submodule's reset input pin all have a buffer.
Could anyone tell me how to let the buffer that in the submodule's input pin disappear, then let the reset network really buffer free.
Or it's normal??
 

set_dont_touch_network set_ideal_network

The following method is right!!

set_ideal_network [get_pins upads/ureset_pad/D]
set_dont_touch_network [get_pins upads/ureset_pad/D]

It's failed due to my reset circuit is posedge trigger, but my library just have negedge trigger FF, so in every sub-block all have a inverter
...... :wink:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top