Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do a layout of ISM receiver?

Status
Not open for further replies.

blueblues

Newbie level 2
Newbie level 2
Joined
Apr 15, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
19
Hello:
I'm starting layout of an ISM receiver. Could anyone tell me how to perform it? How to isolate the VCO,LNA & MIXER? I have finished the design and simulation of each block with hspice.

Regards
 

rfic layout

Few tips that I got from discussion with my collegues:

1) Treat the transistor like a human being who prefers symmetrical view...seeing everything the same from left to right ... from front to back
Therefore, dummy is very necessary

2) Metal slots are required to ease some of the stress build up due to long metallization

3) MOS Cap is desirable to eliminate some of the spike that exist during voltage transition

T Zul
 

rfic layout tips

Thank u upstairs!

Should we place guard rings arrroud every RF part? Or how to place them?

And about the shielding & grounding, which factor should be considered more?

I know isolation is an important thing, but I don't know how to perform it at layout stage exactly.
 

site:edaboard.com rf ic layout

to isolate a metal that carry a signal but another metal traks arrond it and they connected to ground

the gaurd rings is a ring of ohmic contacts arround the block u want and connected to ground or VDD , this depends on ur substarte

also try to make any digital parts afar as poosible from rf components

the varactor of the vco , make it in a well to avoid capacitance variation due to substarte currents
 

layout of rfic

isolation shall be done this way
using well you can make guardring
if you use CMOS process this will help a little
from TEG 20 micron well isolation makes 30dB 0.18u process
(actual data, depends on process technolog)
if you use MOSEpi the bulk current affects more noise (such as phase noise)
for my experiment i took 100micron between RFAMP and VCO to avoid both noise and local leak
tnx
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top