[SOLVED] - How to display design rule violation when drawing layout in Virtuoso Layout editor?

Status: Not open for further replies.

Mar 29, 2022

#1

B

bilbarbor

Newbie

For example, when a piece of M1 is drawn too close to another M1, the editor detects the violation and displays it on the layout in real time.
I'm using Layout GXL in ic617, the feature is disabled somehow, i don't know how to enable it.

--- Updated Mar 29, 2022 ---

Solved by chance
Found this 'DRD Mode' in Options-DRD edit

Last edited: Mar 29, 2022

Status: Not open for further replies.

Similar threads

I
Unable to edit or delete any metal wire in Cadence virtuoso layout
- Started by im_pam
- Feb 24, 2025
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
P
Cadence Virtuoso Post-layout simulation using Calibre
- Started by presun
- Jan 15, 2025
- Replies: 9
Analog Integrated Circuit (IC) Design, Layout and more
P
Research on challenges in Analog Layout design
- Started by pmotakef
- Wednesday at 4:52 AM
- Replies: 1
Analog Integrated Circuit (IC) Design, Layout and more
M
transistor Edit Object properties are not same for schematic and layout in Virtuoso IC617 - or - How to match the "bulk" type in schematic and layout?
- Started by ma.edaboard91
- Nov 29, 2024
- Replies: 4
Analog Integrated Circuit (IC) Design, Layout and more
D
Cadence IC6 - layout instance/drawing box no longer constrains selectable extents
- Started by dick_freebird
- Dec 17, 2024
- Replies: 2
Analog Integrated Circuit (IC) Design, Layout and more

[SOLVED] How to display design rule violation when drawing layout in Virtuoso Layout editor?

bilbarbor

Newbie

Similar threads

Privacy & Transparency

Privacy & Transparency