Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to determine the proper bias current in the attached self_biased LDO?

Status
Not open for further replies.

jutek

Full Member level 4
Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
hello

can you tell me how to determine the proper bias current in the attached ldo's opamp?

what current flows through M0 during high or low Iload?

When i size transistors it is enough for high load current, but not enough for low current conditions, current through M0 doesn't flow.

transient response for load step is also not good. when iLoad drops form high to low state LDO's output voltage doesn't regulate and increases. (ldo_out.png)

at m0_current M0 bias current is shown. as you can see, it drops to 0 when iload drops to low value. how to ensure it has a non-zero value??

the circuit is here :
 

Re: self_biased LDO

You can try to GM-C circuit for LDO bias.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top