Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design emphasis circuit to ruduce distortion?

Status
Not open for further replies.

John_li

Full Member level 5
Full Member level 5
Joined
Aug 6, 2005
Messages
272
Helped
9
Reputation
18
Reaction score
1
Trophy points
1,298
Activity points
2,945
Hi all,
In a FM system,how to design emhasis circuit to get a perfect distortion and S/N?
Thanks,
 

For FM radio, there is a standard time constant for emphasis and de-emphasis. It is 50µs or 75µs. The stereo decoder is normally designed to have both options.
 

    John_li

    Points: 2
    Helpful Answer Positive Rating
Thank you for your reply, cookey.And why is it 50us or 75us?any advantage to reduce distortion that other time constant?
 

The time constant is a tradeoff of several things. Most program material has lower signal levels above the corner frequency. If the frequency was moved down, strong spectral lines would be made higher in amplitude and the modulation index would have to be reduced to meet the maximum peak deviation.

Noise output of a FM demodulator with weak signals is square law with baseband frequency.
 

    John_li

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top