Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design/calculate a PLL with SPD?

Status
Not open for further replies.

vagarwal

Member level 2
Member level 2
Joined
Jun 1, 2004
Messages
49
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Asia
Activity points
473
PLL with SPD

Hi All,

I am doing a PLL (s-Band spot frequency), using SPD from metelics. I have tried to search about this approach, but everytime I land up with the details of "divide by N" type PLL. I then tried to calculate my loop filter using some analogy, but the values that appear are so low for capacitors and so high for resistors that the circuit doesn't work. Can anyone please throw some light on how do I go about the design of this PLL - specially the expected outputs of SPD and loop filter. Also please guide me about the loop filter topology and calculations of this type of PLL.

Serious help required.

Thanks and regards.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top