Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design an OTA with very low Gm?

Status
Not open for further replies.

taofeng

Advanced Member level 4
Full Member level 1
Joined
Mar 21, 2006
Messages
104
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,021
OTA with very low Gm

How to design an OTA with very low Gm.

I know that Gm is proporational to the square root of I*(W/L). My question is that if we only reduce the tail current , then there is possible that the transistor will not be in saturation region. Also the W/L can not be very small.

In fact, I am looking for some techniques to reduce the Gm while maintian decent tail current and device size. anyone have such kind experience ?

Thank you for your help !
 

OTA with very low Gm

Firstly its very surprising to know you want as low gm as possible, operating the transistor in saturation when whole world is after high gm.

There are only 3 methods i can think of
1. work in triode region-low gm, behaves as resistor rather than an amplifier.
2. Low I-can reduce till MOS is in sub threshold. Actually gains are pretty high in subthreshold.
3. Low W/L or high L- This can be done easily. Increase L till it goes to triode region.

Dont know anything else other than deliberately killing the gain by methods such as source degeneration. But these techniques are to achieve something else. It will be good to know why you want low gm.
 

Re: OTA with very low Gm

taofeng said:
How to design an OTA with very low Gm.

I know that Gm is proporational to the square root of I*(W/L). My question is that if we only reduce the tail current , then there is possible that the transistor will not be in saturation region. Also the W/L can not be very small.

In fact, I am looking for some techniques to reduce the Gm while maintian decent tail current and device size. anyone have such kind experience ?

Thank you for your help !

Any OTA linearization technique will result in a very low gm - examples are bulk driven OTA, floating gate OTA etc. These papers and lecture notes describes the techniques.

Papers :




Lecture notes :

**broken link removed**
**broken link removed**
**broken link removed**

Bharath
 

Re: OTA with very low Gm

hi lavitaebelle,

my OTA is used to control the pass transistor. For the EMI noise problem, I would like to make the switching slow enough, this is why I need some techniques to reduce the Gm.

Added after 1 minutes:

hi tsb_nph,

Thank you for your information, I keep it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top