Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to design a timer of 500ps

Status
Not open for further replies.
L

leifengFPGA

Newbie level 1
Newbie level 1
Joined
Sep 25, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hello,
I would like to design a timer with resolution in the range of ~500ps. My scheme is to use a counter, but it appears that the counter frequency has to be ~2Ghz (i.e. 1/500ps). Does this scheme work? and if it does, where can I purchase such a high-frequency counter?

Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top