tcheung
Newbie
In my design, the I2S clock doesn't come from the transmitter nor the receiver, but from a host processor.
The BCLK and LRCLK (or WCLK) is sent from the host processor to both the transmitter and to the receiver. How do I minimize skew in this topology? What do I length-match the dataline to?
Your thoughts?