how to create simulation files using Cadence SOC Encounter ?

Status
Not open for further replies.
R

rui_yang

Newbie level 2
Joined
Oct 28, 2013
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
13
Hi all,
I'm a student learning to use Cadence SOC Encounter to generate necessary files which will be used in Nanosim simulation. I can get the verilog netlist file and .spef after P&R using encounter. How can I get the SPICE models file(.mod) ? Do I need some other files when I'm going to use Nanosim to perform transistor-level simulation ? How can I perform Nanosim simulation using these files?

Please help, I am new using these tools.
 

as the step to do the LVS, you need to transform the verilog netlist in spice netlist.
first remark, simulate a full netlist in spice + RC could be very long.
there is some tool like "v2lvs" used to transform the verilog into spice and you need to provide the spice model of all your macros /std-cell used in the verilog netlist.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…